

## United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/668;585	09/22/2000	Carl M. Ellison	042390.P8098X	2342	
7:	590 05/28/2004	EXAMINER			
Thinh V Nguy		GURSHMAN,	GURSHMAN, GRIGORY		
Blakely Sokolo 7th Floor	ff Taylor & Zafman LLP	ART UNIT	PAPER NUMBER		
12400 Wilshire Boulevard			2132		
Los Angeles, C	CA 90025	DATE MAILED: 05/28/2004	4		

Please find below and/or attached an Office communication concerning this application or proceeding.

				<del>,</del>	11				
		Application	n No.	Applicant(s)	9				
Office Action Summary		09/668,58	5	ELLISON ET AL.					
		Examiner		Art Unit					
		Grigory G		2132					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply									
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REF MAILING DATE OF THIS COMMUNICATION asions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication aperiod for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory perion to reply within the set or extended period for reply will, by start reply received by the Office later than three months after the may be aparent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no eve reply within the statu od will apply and wil tute, cause the appli	nt, however, may a reply be tin story minimum of thirty (30) day Il expire SIX (6) MONTHS from ication to become ABANDONE	nely filed  s will be considered timely. the mailing date of this commu D (35 U.S.C. § 133).	inication.				
Status									
1)  🏹	Responsive to communication(s) filed on 22	September 2	000.						
•	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.								
3)□									
Disposit	ion of Claims								
5)□ 6)⊠ 7)□	4) ☐ Claim(s) 1-80 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.  5) ☐ Claim(s) is/are allowed.  6) ☐ Claim(s) 1-80 is/are rejected.  7) ☐ Claim(s) is/are objected to.  8) ☐ Claim(s) are subject to restriction and/or election requirement.								
Applicat	ion Papers								
10)⊠	The specification is objected to by the Exam The drawing(s) filed on <u>22 September 2000</u> Applicant may not request that any objection to t Replacement drawing sheet(s) including the corn The oath or declaration is objected to by the	is/are: a)⊠ a he drawing(s) b rection is require	e held in abeyance. Seed if the drawing(s) is ob	e 37 CFR 1.85(a). ojected to. See 37 CFR 1	.121(d).				
Priority (	under 35 U.S.C. § 119								
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>									
2) Notice 3) Infor	nt(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/ er No(s)/Mail Date 3-15.		4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal 6 6) Other:		2)				

Art Unit: 2132

## **DETAILED ACTION**

## **Double Patenting**

Claims 1-80 of this application are drawn to the identical subject matter as claims
 1-80 of Application No. 09.539.344.

A rejection based on double patenting of the "same invention" type finds its support in the language of 35 U.S.C. 101 which states that "whoever invents or discovers any new and useful process ... may obtain a patent therefor ..." (Emphasis added). Thus, the term "same invention," in this context, means an invention drawn to identical subject matter. See *Miller v. Eagle Mfg. Co.*, 151 U.S. 186 (1894); *In re Ockert*, 245 F.2d 467, 114 USPQ 330 (CCPA 1957); and *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970).

A statutory type (35 U.S.C. 101) double patenting rejection can be overcome by canceling or amending the conflicting claims so they are no longer coextensive in scope. The filing of a terminal disclaimer <u>cannot</u> overcome a double patenting rejection based upon 35 U.S.C. 101.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Page 3

Application/Control Number: 09/668,585

Art Unit: 2132

- 3. Claims 1-80 are rejected under 35 U.S.C. 103(a) as being unpatentable over Greenstein (U.S. Patent No. 5.809.546) in view of Branigin (U.S. Patent No. 4.419.724).
- 4. Referring to the instant claims, Greenstein discloses a method for managing I/O (input /output) buffers in shared storage, including storage keys for controlling accesses to the buffers (see abstract and Fig. 1). Greenstein teaches protecting the storage within the computer system against unwanted CP (central processor) access. Greenstein also teaches the use of CP keys provided for protecting against unwanted accesses by any CP in the system. The I/O keys must be supported by a hardware I/O storage array when only real (or absolute) addressing is used by I/O programs. However, the CP keys may be supported by either real CP keys in a second hardware key array; or alternatively the CP keys may be provided as virtual CP keys in a field in each page table entry (which is used for translating CP virtual addresses to CP real addresses) see abstract and Figs. 1-6).
- 5. Referring to the independent claims 1, 21, 41, 61 and claims 16, 36, 56, 18, 38, 58, 76 and 78, the limitation "a processor executive to handle an operating system executive (OSE) in a secure environment" is met by CPU (101 in Fog.1) which handles the main storage (106) within the operation system of the computer system 100. The secure environment is provided by a storage controller (105 in Fig.1) connected with the storage protection array (110). The limitation " the secure environment having a platform key (PK) and associated with an isolated memory area in a platform" is met by a storage protection array (110) with keys (see Fig 4A, units 402-406). The storage array is associated with an isolated memory area (114 in Fig.1). Greenstein teaches the

Art Unit: 2132

computer system (100 in Fig. 1), which has operation system and subsystems (104). Referring to the limitation "processor operating in an isolated execution mode" is met by the CPU (101), which is connected to the security devices (105 and 110). The "normal execution mode" is met by the CPUSKs 309 (in Fig.3), which do not protect against storage alteration by I/O channel programs.

The limitation "a PE handler to handle the PE using FK and the PE supplement" is met by CPU (101) and storage controller (105) and the CPU key (309) – see Fig.3.

Greenstein, however, does not explicitly teach the use of PE identifier to identify 6. the PE to the operating system it is trying to access. Referring to the instant claims, Branigin discloses a main bus interface package (see abstract). Branigin teaches that Central Processors (CPU) is connected to an M BUS with the Main Storage Processors (MSP). As a typical operation, the CPU might wish to communicate with an MSU. The CPU would contend for priority on the M-BUS and when granted access might place on the M-BUS a word wherein byte 1 contains the destination ID. The function code in byte 0 of the word placed on the M-BUS might tell the MSP that it should retrieve data from main storage. Branigin teaches that CPU ID is used for accessing a Storage Unit through the M-BUS (see column 18, lines 43-63). Therefore, at the time the invention was made, it would have been obvious to one of ordinary skill in the art to modify the system of Greenstein, which uses the processor for accessing the isolated memory area with the key, by adding the processor identifier as taught in Branigin. One of ordinary skill in the art would have been motivated to use the processor for accessing the isolated memory area with the key and the processor identifier as taught in Branigin. Art Unit: 2132

in order for Main Storage Units (MSU) top accept data from M-BUS (see Branigin, column 18 line 60-64).

- 7. Referring to claims 2, 22, 42 and 62, it is well known in the art to have a processor to access the boot-up code of the platform from the isolated area of the platform memory. For example it is done in most of the computers, wherein boot-up code is invoked by the processor from the isolated ROM area of BIOS. One of ordinary skill in the art would have been motivated to use the boot-up code stored in the isolated memory area in a platform for proper operation of OS of the platform.
- 8. Referring to claims 3, 23, 43 and 63, Branigin teaches granting IDs to CPU as well as to storage areas of OS (see Fig.8), which meets the limitations recited in the instant claims.
- 9. Referring to claims 4, 7, 24, 27, 44, 47, 64, 67 and 17, 37, 57 and 77, Branigin teaches verifying the identifier of the CPU (see column 18, lines 43-63). Greenstein also shows verification of the key identifying the I/O or a processor (see Fig.21), which meets the limitations recited in the instant claims.
- 10. Referring to claims 5, 8, 25, 28, 45, 48, 65 and 68, the limitation "PE key generator" is met by Figs. 7 and 8 of Greenstein. CPU keys are used for logging into the mains storage (106 in Fig. 1).

Art Unit: 2132

- 11. Referring to claims 6, 26, 46 and 66, the limitation "a PE key combiner" is met by CPU ID combined with the signal in the ANDs and ORs units (see Branigin, column 16, lines 40-50).
- 12. Referring to claims 9, 11, 12, 29, 31, 32, 49, 51, 52, 69, 71, 52 and 72, Greenstein teaches binding the keys and combining the key and the identifier (see abstract and Figs. 6-8).
- 13. Referring to claims 10, 30, 50 and 70, the limitation "a module loader" is met by I/O buffers (114 in Fig.1 of Greenstein). The "interface handler" is met by the storage controller (105). The "page manager" is met by the page table (107 in Fig.2).
- 14. Referring to claims 13, 33, 53 and 73, the limitations recited in the instant claims are taught in Branigin (column 16, lines 40-50). Branigin teaches CPU ID or OS unit ID combined with the signal in the ANDs and ORs units.
- 15. Referring to claims 14, 34, 54 and 74, Greenstein teaches the use of "the isolated create instruction " in a form of protection (SIOP) instruction (see Fig. 7).
- 16. Referring to claims 15, 35, 55 and 75, Greenstein teaches the use of a storage protection array (110 in Fig. 8), which meets the "atomic sequence" recited in the instant claims.

Art Unit: 2132

17. Referring to claims 19, 20, 39, 40, 59, 60, 79 and 80, it is well known in the art

to have a chipset including memory controller hub and an input output controller hub.

For example HP computers have chipsets with the memory controller hub and an input

output controller hub.

Conclusion

18. The prior art made of record and not relied upon is considered pertinent to

applicant's disclosure:

U.S. Patent No. 4.207.609 to Luiz et al.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Grigory Gurshman whose telephone number is (703)

306-2900. The examiner can normally be reached on 9 AM-5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Gilberto Barron can be reached on (703) 305-1830. The fax phone number

for the organization where this application or proceeding is assigned is 703-872-9306.

Page 7

Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit: 2132

Page 8

Grigory Gurshman Examiner Art Unit 2132

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

GG

GILBERTO BARRON
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100